The electrical stability of hydrogenated amorphous silicon thin-film transistors (a-Si:H TFTs) on flexible substrates was characterized under mechanical bending. TFT lifetime until 50% reduction in I DS under moderate constant-voltage gate bias (<2 MV/cm gate field for 10 4 s) was estimated to be 2.56 h and 7.43 h under uniaxial applied compression and tension, respectively, compared to 4.28 h without strain. The stretched-exponential model for V T shift in a-Si:H TFTs was fitted to measurement data and used to predict how applied strain can affect TFT lifetime in practical applications. V T relaxation showed a logarithmic time dependence as would be expected for dielectric/interface charge detrapping. V C 2013 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4811271] Low-temperature hydrogenated amorphous silicon thinfilm transistors (a-Si:H TFTs) are a commercially promising technology for flexible large-area displays and sensors. In terms of practical application, electrical aging is an important consideration as it limits the operational lifetime of devices. Compared to alternative disordered semiconductors, the mechanisms of electrical aging in a-Si:H are wellcharacterized, with a molecular-level understanding of the processes involved. [1] [2] [3] [4] [5] [6] However, low-temperature a-Si:H TFTs on flexible substrates are a fairly recent development, and the impact of mechanical strain on the lifetime of such devices has not been thoroughly considered. Prior work has studied failure mechanisms and the optimization of materials, structures, and fabrication steps to reduce strain-induced layer-to-layer misalignment and thin-film delamination. [7] [8] [9] Instantaneous effects of applied strain below the failure limit have been explored as well, and preliminary data on TFT stability under tensile strain applied by bending have been presented. [8] [9] [10] [11] This letter characterizes the impact of externally applied tension and compression by bending, on both the instantaneous direct current (DC) characteristics and long-term operation of a-Si:H TFTs. Possible effects of applied strain on bias stress-induced defect creation are proposed. a-Si:H TFTs were fabricated on 250lm polyethylene naphthalate (PEN) film with a 150 C 4-mask back-channeletch process. 12 The TFTs were inverted, staggered structures with a 100 nm Cr bottom gate, 200 nm a-SiN x :H dielectric layer, 40 nm a-Si:H channel, 70 nm nþ doped a-Si:H, 100 nm Cr source/drain contacts and were encapsulated with 300 nm a-SiN x :H.
The TFTs were characterized with DC and pulsed-gate signals under mechanically strained and unstrained conditions. Figure 1 ). In order to better understand the relationship between applied mechanical strain and electrical stability, TFT aging was monitored for various durations of time under different strain conditions. The degradation in drain-source current (I DS ) of TFTs under constant voltage bias stress was measured by applying an overdrive voltage (V OV ¼ V GS À V T ) of 17(60.5)V with V DS ¼ 1 V. After a stress time of 10 2 s, 10 3 s, or 10 4 s, the bias was removed and the recovery of I DS was measured using a gate signal with a pulse width of $25 ms separated by gradually lengthening rest intervals ranging from 10 À1 s to 10 2 s (with V GSon ¼ V OVon , V GSoff ¼ 0 V, and V DS ¼ 1 V). Uniaxial tensile and compressive strain was applied along the length of the devices (parallel to I DS ) by bending the samples in concave and convex holders with 11 mm radii of curvature at room temperature. Inspection by optical microscopy after removal of applied strain at the end of each measurement did not reveal noticeable physical deformation of the samples.
Similar to previous reports, [8] [9] [10] [11] the transfer characteristics of the a-Si:H TFTs measured upon bending (Figure 1 ) showed average changes in g m by À11% (2% std. dev.) upon applying compression and by þ8% (1% std. dev.) for tension. The changes are reversed upon removal of strain: g m recovered þ10% after compression was removed and regressed À6% after tension was removed, with 2% standard deviation in both cases. Similar observations of changes in g m (and hence field effect mobility) with applied strain have been linked to changes in structural order in the (2013) semiconductor. 10, [13] [14] [15] We observed a slight increase in V T upon applying either tension or compression, similar to prior reports. 10, 13, 14 Figure 2 compares the degradation in I DS for TFTs under constant voltage bias under different mechanical strain conditions as a function of time and normalized to the initial I DS . For devices subjected to 10 4 s of electrical bias stress under tension (compression), degradation was $5% less (more) than for the unstrained condition. Normalized results from multiple TFTs with relatively dissimilar initial V T (>1 V difference) were found to be consistent, showing the same $5% decreased (increased) degradation with tension (compression). No clear relationship was found between the extent of aging and initial g m measured prior to applying bias stress. Differences in aging (e.g., Figure 2 ) were observed in TFTs with almost identical (<5% difference) initial g m but placed under different bending conditions. Meanwhile, TFTs with >10% difference in initial g m but placed under the same bending condition showed similar aging. Aging behaviour over the longest (10 4 s) bias duration had the highest consistency. These observations suggest that aging at longer time scales is dominated by a different mechanism on which applied strain has a greater effect than for short bias times, so that the influence of variations in initial characteristics is reduced.
Bending TFTs without electrical bias did not have measureable effect on the electrical stability of the device: transfer characteristics of TFTs held in compression for up to 24 h did not deviate (<1%) from those of TFTs that had never been mechanically strained, and Figure 2 shows that TFTs had very similar aging behaviour whether or not they had previously been subjected to bending. These observations suggest a combination of the applied strain and electrical bias is responsible for the overall electrical instability in the different bending cases. Similar results were observed from measurements over shorter durations of bias stress. Compared to unstrained devices, TFTs under tension (compression) aged 3.2% less (4.5% more) after 1000 s and 5.0% less (2.8% more) after 10 2 s compared to unstrained TFTs. The differences in aging behaviour with applied compression and tension were consistent across more than 20 samples in total.
Other causes for the observed differences in I DS over time were considered, such as contact resistance and possible changes in TFT geometry caused by the external strain. Drain-source contact resistances were extracted from output curves using the transition-voltage method. 16 A comparison showed insignificant changes to the contact resistance before and after application of strain and bias stress. Since all materials of the TFT layers have positive Poisson's ratios, it would be expected for tension (compression) to slightly thin (thicken) the device layers including the dielectric material, and consequently increase (decrease) the gate capacitance. However, the measured g m increases (decreases) with applied tension (compression), which is the opposite trend as would be expected from geometric changes. Additionally, when bent to the same radius as for the TFT measurements, $0.25mm 2 metal-insulator-semiconductor capacitors made with the same process showed negligible (<1%) change in capacitance from their values in an unstrained state.
Aging in a-Si:H TFTs may be explained by two mechanisms: charge trapping into the insulator and defect creation in the semiconductor. The relative contribution of each process in the aging of a given device varies with bias voltage, stress duration, and temperature, and is dependent on material and fabrication conditions. The V T shift in a-Si:H TFTs under constant-voltage bias stress follows a stretchedexponential time dependence
where ðV GS À V T0 Þ is the initial overdrive voltage. The characteristic time constant is given by s ¼ v À1 expðE a =kTÞ, where v is an experimentally determined attempt frequency and E a is the average effective energy barrier for the aging mechanism at temperature T. The energy barriers follow an exponential distribution with characteristic slope kT 0 , where k is the Boltzmann constant and T 0 is the characteristic temperature. The dispersion parameter is given by b ¼ T=T 0 . The stretched-exponential model applies for both defect creation by weak bond breaking with hydrogen diffusion, 17 and charge injection into the insulator by a multiple-trapping process where carriers are first injected into lower energy states near the interface and subsequently hop to deeper states with longer stress times, higher temperatures, and larger bias. 2 Further refinement of the defect creation model to account for a nonlinear dependence of V T shift on the number of bandtail carriers (i.e., DV T / V OV a where 1 < a < 2) leads to a stretched-hyperbola time dependence. 5, 6 However, allowing for non-unity values of a did not result in a better fit to our data. In a similar method as Ref. 18 , the I DS equation for linear TFT operation is substituted into the stretched-exponential equation to yield an expression for the normalized current
The measured data for bias-induced degradation under strain was fitted by a nonlinear least squares method to Eq. (2). Values of model parameters obtained for 10 4 s bias stress under different mechanical conditions are listed in Table I . The model shows excellent agreement with the measured data as shown in Figure 2 . As the applied gate bias stress for all of our measurements was well under 2 MV/cm, defect creation in the a-Si:H is expected to be the dominant mechanism of aging rather than charge injection into the dielectric. 19 Defect creation proceeds by the breaking of weak Si-Si bonds (with stretched or compressed bond lengths), forming dangling bonds which then trap carriers. Externally applied strain should either lengthen or shorten the Si-Si bond lengths by a constant factor, causing shifts in average defect creation energy and hence E a without comparable changes in kT 0 . Applying compression may relieve stretched bonds to some degree but further shorten compressed bonds, causing the energy distribution of long bonds to shift higher and that of short bonds to shift lower. Meanwhile, applying tension may partially relieve compressed short bonds while further stretching long bonds, and, therefore, lower the energies of long bonds while raising the energies of short bonds. Compressed bonds have slightly lower energies than stretched bonds, and therefore have the dominant influence on stability. 5 Fitting the stretched-exponential model to the experimental data accordingly resulted in fairly similar values for kT 0 across the different strain conditions. kT 0 was slightly lower for TFTs aged for 10 4 s compared to 10 2 s of bias stress, possibly corresponding to greater disorder in the a-Si:H due to the greater extent of defect creation or an increased proportion of charge trapping deep into the nitride. Meanwhile, s, and hence E a , was (lower) higher for TFTs under (compression) tension. As all measurements were done at the same temperature, these strain-induced shifts in E a are a possible factor for why externally applied (compression) tension resulted in a greater (reduced) aging compared to TFTs without applied strain.
Following the removal of DC bias stress, a rapid increase of I DS was measured by pulsed recovery measurements as shown in Figures 2 and 3 . This fast recovery is likely due to charge detrapping and suggests the contribution of dielectric charge trapping is not negligible. The devices also did not experience any temperature cycling, ruling out annealing effects where the time constant for removing aSi:H defects at room temperature is orders of magnitude greater than that for degradation; 17 our data indicate that relaxation proceeds at a comparable rate to V T shift. Our V T relaxation results also consistently follow a logarithmic time dependence, corresponding to the model for charge (de)trapping into (from) insulator states with uniform trap energy. 3, 20 In contrast, a stretched-exponential time dependence is expected for the annealing of defects through hydrogen diffusion. 17 Therefore, the recovery behaviour can be used to estimate the proportion of charge trapping into shallow interface states contributing to the overall V T shift for each TFT. As g m did not vary significantly during bias stress measurements (<5% on average), changes in I DS can be considered directly proportional to changes in trapped charge. The V T relaxation after relaxation time t r (Figure 3 ) can be derived from our recovery data for I DS
where DV T ðt r ¼ 0Þ is the total V T shift at the end of the bias stress duration. TFTs exposed to longer durations of bias stress showed less V T relaxation: for TFTs bias stressed for 10 2 s, 10 3 s, and 10 4 s, the percentage of released charge after 5000 s of recovery time was roughly 90%, 60%, and 50%, respectively. This supports that the dominant aging mechanisms at longer stress times are defect creation and/or charge hopping to deeper dielectric states. The aging behaviour is, therefore, well-described by the stretched-exponential model, which applies for both defect creation and the multiple-trapping process. A slightly increased rate of V T relaxation is observed with applied compression, while the rate is slightly decreased with tension, suggesting the applied strain may have a small influence on the extent of charge trapping into shallow energy states. In a separate set of measurements, constant-voltage bias stress was similarly applied to TFTs under the different strain conditions, but with brief interruptions at every 10 3 s to measure the transfer characteristic. The evolution of the transfer characteristics with bias stress was tracked for a total duration of 10 4 s. The subthreshold slope for each device remained fairly constant throughout the experiment. This behaviour is expected as neither charge trapping nor defects created under positive bias stress should affect the electron subthreshold slope, according to the defect pool model. 4 However, a gradual drop in I DSOFF was observed with increasing total bias stress time, which may be attributed to the formation of neutral defects deep in the bandgap. The decrease was enhanced (reduced) with applied compression (tension) when compared to results measured without external strain, leading to differences in I DSOFF of roughly an order of magnitude by the end of the experiments. These results are evidence that external tension (compression) is linked to a decrease (increase) in the number of defects formed over long durations of bias stress.
The stretched exponential model can be used to predict TFT lifetimes for a given percentage decrease in I DS , based on empirically determined parameter values. Rearranging Eq. (2), the time in seconds until the output current has degraded to a given fraction of its initial value is
TFT lifetime until 50% degradation in I DS was calculated based on data from the 10 4 s bias stress measurements. Lifetime is significantly affected by external strain, almost halving for compression (2.56 h) compared to zero strain (4.28 h), and almost doubling for tension (7.43 h) compared to zero strain. The effect of applied tension can, therefore, be exploited to prolong the lifetime of flexible a-Si:H TFTs. On the other hand, the effects noted in this letter may complicate application of such devices in flexible and conformable electronic displays and sensors. It is necessary to further characterize TFT aging under different strain conditions in order to develop compensation schemes, which cancel out unwanted shifts in behaviour. However, a simple solution to mitigate the effects of applied strain is to decrease the duty cycle of devices. For active matrix organic light emitting diode (AMOLED) displays where the driving TFTs are constantly held on, a practical example could be to include multiple TFTs in parallel if area is available, alternately steering current through each device for each clock cycle. As well, in applications such as active matrix liquid crystal display (AMLCD) backplanes and electrophoretic displays, TFTs are only active when each display line is refreshed. Therefore, the device lifetime is multiplied by the number of lines in the display and also allows each TFT time for recovery. In a typical 1080p display, each TFT would then have a duty cycle of roughly 0.1% and strain-induced differences in lifetime would be significantly reduced.
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